

### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/684,904	10/10/2000	Hironobu Kon	198092US-2S DIV	2551	
22850	7590 04/22/2002				
OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT PC			EXAMINER		
1755 JEFFER	FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON, VA 22202			FARAHANI, DANA	
AKLINGIO	N, VA 22202		ART UNIT	PAPER NUMBER	
		2814			

DATE MAILED: 04/22/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	plicant(s)			
Office Action Summary						
		09/684,904	KON ET AL.			
•	omec Action Gummary	Examiner	Art Unit			
The MAN INC DATE of this communication on		Dana Farahani	2814			
Period fo	The MAILING DATE of this communication app r Reply	rears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).  Status						
1)⊠	Responsive to communication(s) filed on <u>02 N</u>	November 2000 .				
2a)[	This action is <b>FINAL</b> . 2b)⊠ Th	is action is non-final.				
3)□	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)⊠ Claim(s) <u>23-30</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>23-30</u> is/are rejected.						
7)	7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) □ accepted or b) □ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)☐ Some * c)☐ None of:						
	<ol> <li>Certified copies of the priority documents</li> </ol>	s have been received.				
	<ol><li>Certified copies of the priority documents</li></ol>	s have been received in Application	on No			
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)  4) Interview Summary (PTO-413) Paper No(s)  5) Notice of Informal Patent Application (PTO-152)  6) Other:						

Application/Control Number: 09/684,904

Art Unit: 2814

### **DETAILED ACTION**

# **Drawings**

1. Figures 1 and 2 should be designated by a legend such as --Prior Art-because only that which is old is illustrated. See MPEP § 608.02(g).

# Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yanagisawa et al. (U.S. 5,874,750).

Referring to figures 3, 4 and 5, Yanagisawa et al. disclose an injection enhanced gate transistor made of a semiconductor chip, comprising: a collector electrode formed on the back of the chip 10 ( column 4, lines 43-44); a gate 13 formed on an opposing side, which opposes the one side of the semiconductor chip (Fig.4); a main emitter 12 formed on the opposing side of the semiconductor chip and a current sense emitter 12a formed on the opposing side of the semiconductor chip same side with the main emitter, figure 4; wherein electrical current form the collector is made to flow to both the main emitter and the current sense emitter ( Fig.3). Yanagisawa et al. discloses the claimed invention except for the electron injection efficiency at the main emitter and the current sense emitter being 0.73. It would have been obvious to one having ordinary skill in the art at the time the invention was made to keep electron injection efficiency at the main

Application/Control Number: 09/684,904

Art Unit: 2814

emitter and the current sense emitter being 0.73, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Claim 24-30 is rejected under 35 U.S.C. 103(x) as being unpatentable over Yanagisawa et al. in view of Takeda et al. (1200 V Trench gate NPT-IGBT (IEGT) with Excellent Low On-State Voltage, Proceedings of 1998 International Symposium on Power Semiconductor Devices &Ics, Kyoto, pages 75-79).

Yanagisawa et al. discloses the instant invention including: a plate-like collector electrode terminal 18 arranged on the one side of the power semiconductor device and electrically connected to the collector (Fig.4 and column 4, lines 64-65); a plate-like emitter electrode terminal 16 arranged on the one side of the power semiconductor device and electrically connected to the emitter (Fig.4, column 4, lines 64-65); wherein the voltage- driven power semiconductor device is a press-contacting type package (abstract, lines 1-2). Yanagisawa et al. disclose the instant invention except for the gate of the injection enhanced gate transistor being a trench-type gate embedded in the opposing side of the chip, carrier accumulation efficiency of the main emitter and the current sense emitter in On state being greater than that of an insulated gate bipolar transistor (IGBT). However, figure 1 of Takeda et al. shows the gate of the injection enhanced gate transistor being a trench-type gate embedded in the opposing side of the chip, and figures 4 and 5 show carrier accumulation efficiency of the main emitter and the current sense emitter in On-state being greater than that of an insulated gate bipolar transistor in order to offer both sufficient margin for blocking voltage and low on· Application/Control Number: 09/684,904

Art Unit: 2814

state voltage Device Design Section, page 75, right column, lines 2-3 form the bottom). It would have been obvious to one having ordinary skill in the art of the time the invention was made to from the gate of the injection enhanced gate transistor being a trench-type gate embedded in the opposing side of the chip and the carrier accumulation efficiency of the main emitter and the current sense emitter in On-state being greater than that of an insulated gate bipolar transistor as taught by Takeda et al. in the device of Yanagisawa et al. to offer both sufficient margin for blocking voltage and low on-state voltage.

# Response to Arguments

- 4. Applicant's arguments with respect to claims 23-30 have been considered but are most in view of the new ground(s) of rejection.
- 5. Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (703)305-1914. The examiner can normally be reached on M-F 8:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703)306-2794. The fax phone numbers

for the organization where this application or proceeding is assigned are (703)308-7722 for regular communications and (703)308-3432 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Dana Farahani March 28, 2002

> OLIK CHAUDHURI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800